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14	 Abstract
A high voltage, high current, 	 fast recovery silicon diode has been designed
and fabricated utilizing a positive bevel PIN mesa structure with glass passivation.
The diodes are encapsulated In a s tandard 00-5 reckann And have the following
characteristics:	 peak inverse voltage,	 1200 volts - fhrward voltages at $0 amperes,
1.5 volts - reverse recovery time of 200 nanoseconds.
This project describes the use of positive bevels for PIN mesa structures to
achieve high voltages.
	
The technique of glass passivation for mesa structures
Is des®ribod.	 The utilization of hijh^energy radiation to control 	 the lifetime
of carriers in silicon is reported as a means to achieve fast recovery times.
Characterization data Is reported and is in agreement with design concepts
developed for power diodes.
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1. SUMMARY
`The objective of this program is to develop a fast recovery
1200 volt, 50 ampere, silicon diode as specified by NASA Contract
Number NAS3-22539, dated September 18, 1980.
In order to meet the specifications of this contract a PIN
diffused structure was proposed. A positive bevel mesa structure
was used to reduce surface fields in order to utilize a lower starting
silicon resistivity in order to achieve the specified forward voltage
with a minimum silicon area.
A positive bevel was etched into the p-n junction, which was
later glass passivated.
Metallization used for contacting the cathode and anode areas
was a TRI-METAL composition, which permitted solder reflow assembly.
The device was encapsulated in a D0-5 diode package. Solder-
reflow techniques were used to assemble the device. The characterization
data presented is in agreement with the design concepts presented in
this report.
All devices delivered to NASA under this contract met or
exceeded the required specifications. A full characterization of the
diode is included in this final report.
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2. INTRODUCTIfN
The NASA requirement In avlonic sysil,m-; for electrical p(mwr
beyond the top kilowatt level requires the use of a fast switching,
high voltage, high current transistor.
The use of a fast switch, high voitage, high current power transistor
necessitates a fast switching, high voltage diode with equivalent power
capability of the transistor.
The recovery *fi*-
 
of the diode would have to be !,horter than tht;t
of the tranv istun by a factor of two in order to protect the transistor.
Diode ,, with these characteristics are used in *snubber network,,,
as freewheeling diodes in inverter circuits and as rectif ► t!rs in high
frequency power conversion equipment.
The combination of fast 5wit2h speed and high voltacle required by
the NASA specification is in the realm of the-;tate-of-the -jrt of
power semiconductor device fabrication.
The NASA requirement for such a high voltage, fa c t switching diode
i,. also a requirement for the industrial electronics market.
Specific applications are in electric vehicle motor drives AC
and DC motor controllers. The ICOO volt capability of the diode will
have an application in industrial motor controllers where the bus line
R
2
vc)ltaqe ,,  are h80 velts. At the present thiv, two fast switch low voltaqe
parts mu ,,t be used in series to achieve the 1000 volt requirei,wnt and speed
require"wnt at the expense of switchinq efficiency.
Diode ,) fabricated under thi-, contrast have been utilized in AC miotor
controller Inverter circuits (,^peratin!) f roul 480 volt l ines.
3. DEVICE DESIGN
3.1 Structure
The device is fabricated from 35 ,;cm thermal neutron, trans-
nvitation N-type doped, float zone silicon. Float zone A 1 m eon
exhibits high minority carrier lifetime and low oxygen and carbon
content. Neutron transmutation doping Involves the nuclear
conversion of silicon atoms into phosphorus dopant atoms by exposing
(intrinsic) silicon to a flux of thermal neutrons in a nuclear
reactor core. The nuclear reaction is Si In + n -} P 	 e"'. The
silicon isotope 51 30 absorbs a thermal neutron and becomes Si31.
Si 3l is unstable and emits an electron to become p3l . This
14	 15
technique allows the fabrication of N-doped float zone silicon of
extreme homogenity, i.e., small radial variations and reduced
striations (resistivity mierovarlations); a result impossible by
any of the other growing and doping methods. Low resistivity
variations across the wafer minimizes the wafer thickness required
as . i function of the resistivity and the intrinsic layer minority
carrier lifetime.
Terminating the p-n 'junction with a glass pas5ivated positive
bevel moat allows the use of material with a relatively low
a
resistivity 1-:vel. The use of this material improves the trade-offs
betvi,een blocking voltage, forward voltage drop and switch time.
4
The basic Impurity concentration profile consists of a deep
diffused P+ anode 125 to 140 microns deep, an intrinsic material
layer and a shallow (15 microns), low resistivity N + cathode cap.
The diffused anode and low resistivity cathode aid in reducing the
diode's double injection forward bias voltage drop. The thick
intrinsic layer is required to sustain high voltage reverse biases.
A hexagonal geometry is employed in order to reduce the forward
voltage drop by reducing the current density. This geometry maximizes
the use of the circular area of the DO-5 package while allowing the
wafer to be diced easily and by conventional means. See Figure 1.
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3.1 Voltage Design
The requirement that the device endure a peak non-repetitive
reverse volta ge of 1.25 times the blocking voltage of 1000 volts or
1250 volts without undergoing bulk breakdown will be met by using
35 ohm-cm starting (intrinsic) material. Figure 2, 	 taken from
Reference 1, indicates 35 ohm-cm silicon, with a donor concentration
of 1.5 x 10 14 atoms/cc, will allow a reverse voltage of between 1600
and 1700 volts when the junction is 140 microns deep, which is the
case with this device.
For a diffused (graded) Junction, the required depletion region
thickness is given by the following formula:
(1)	 d - (12 KEOVBD/qa)1/3
where
	
a - the grade constant of a diffused junction
	
NDIn Po	 12.88/u"
X cN^J	 D
X j . the junction depth - 140 microns
Po . the diffused surface concentration - 2.5 x 10 19 atoms/cc
u = total depletion layer thickness
c: - permittivity of free space = 55.4 electron charges
volt-micron
K = dielectric constant of silicon = 12
q = electron charge = 1.0' x 10 19
 coulombs
ND = density of donor atoms in 35 ohm-cm N -type silicon
= 1.5 x 10 14
 atoms/cc
and	 VBD = the breakdown voltage = 1250 volts
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The calculation of the depletion layer yields a thickness of
92 microns. The region depleted of carriers lies partly in the P;
layer and partly In the intrinsic layer.
Our initial estimate of 106 microns was found from the
expression for the required width of a step (non-graded) Junction:
(2)	 d - (2KE0VBO.'jNp)1 /2
This provided a good estimate, later revised as data (Table 1)
indicated that this width was too large.
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Table 1
V80 Versus Intrinsic Thickness
Lot	 Igo. intrinsic Thickness 	 (microns) Vgp	 (volts)
001 43 - 56 1000
002 56 - 58 1100
006 74 - 86 1140
007 74 - 86 1090
008 76 -	 81 1175
009 81	 - 89 1290
M,
10
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Figure 4	 Depletion layer thickness curves
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Figures 3 and 4, from
depth of 140 microns and surface concentration of 2.5 x 10 19
 atoms/cc,
15% of the depletion region Iles In the P+
 layer and the Intrinsic layer
should be at least 85% of 92 microns or 78 microns thick to block
1250 volts.
Table 1 shows the average breakdown voltage and intrinsic layer
thickness for several diffusion lots produced for thin rnntrart
^	 ^	 I
^	 I	 I
^	 1	 I
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	concentration 7 
	 14u
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Figure 5
	
Depletion layer diagram
Equation (1) assurrrs device failure will occur due to avalanche
breakdown within the bulk of the device. However, the use of a
standard straight wall mesa would limit the voltage breakdown to 800
to 900 volts as the device will fail at the edge of the junction due
to the higher field there. Therefore, the positive beveled mesa
structure in Figure 6 is mandatory for our high voltage requirement.
A planar device in Figure 7, produced by P diffusion in an N-
13
OC - bevel angle
P+ -N i -N+ Junction with a Positive Bevel
Figure 6
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Figure 7	 Planar structure junction
starting material has such concentration of the electric field (during
reverse bias) at the corners that typically 30Y of the blocking voltage
is lost at 1000 volts. The structure in Figure 6 has a positive bevel
on the edge as measured from N- to P
+. 
This is produced by groove
etching from the intrinsic side.	 This positive ` vel assures that the
avalanche breakdown volt,.ge will be the maximum allowed by the st,7rt-
ing resistivity and diffusion profile, i.e., it will occur inside the
device and not on the edge. This is sho-n by the following brief
analysis.	 See Reference 3.
Avalanche breakdown occurs in a diffused junction when the applied
voltage raises the in'ernal electric field in the device to the critical
field (Cc; the maximum value that can be sustained in silicon (approximately
30 volts/micron) before releasing electrons from the next lowest valence
level.	 The field arises due to carrier migration in the N and P regions
towards the + and - electrodes respectively, which leaves a charged
region behind to block conduction across the junction. The charged region
15
i
will follow the doping profiles away from the junction until E C is
reached.
1
Charge
	density
	 G(x)-pio
	
Cs	 G(x)-C
lo-G(x)
N lo-- — — — — —
p region
	 n region
0
junction	 depth in wafer
Figure 8	 Charge density profile
The total charge on either slAP of the junction is the same,
however, since the highest charge density occurs on the P side due
to the steepness of the diffusion profile (Figure 8) this region
will predominate at E,.. The local field is determined by integrating
the charge density divided by the distance squared. See Figure 9.
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Figure 9
	 Electric field diagram I
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Considering a point Y far from the edge, by lateral symmetry
the normal field (Eni Is composed of equal contributions from both
regions A and B.	 If the point Y is moved to the edge, or region B
removed, the normal field should be half of the applied field (E oil
E, . Eo/2.
	
See Figure 10.
A
P
AP4
Figure 10	 Electric field diagram II
Since region B is gone, there exists a laterally unbalanced
parallel field (Eiji at the point Y also.
	
(We are considering only
the P region since the field gradient is much higher there.) Make
two assumptions for simplicity; 1) the width of the field in the
P region is sma;i compared to the depletion layer width, and 2) the
charge density in the P region is uniform in both the parallel and
normal directions. Then by symme<. y, Eli - Eo and Ell - 2En. 	 The
vector sum is in a direction 600 to the normal and o f magnitude
1 1 x Eo. Actually, Since the charged P region is not uniform, the
highest field surr will exceed this value and the angle will be some-
wha! greater. To assure a minimum field on the edge, the bevel,
or edge angle of the moat, should be 600 to the Junction, i.e.,
17
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perpendicular to the field since edge passivation material (glass)
will prevent current flowing through the air.
3,'J Reveiwe Recovery TimeN
The relations between the specified rate of decay of the current,
dif/dt, the reverse recovery time, trr, and the carrier lifetime, t,
are given by solving
(3;	 QR - f(.r2dlf/dt)
/ trr
where
	 QR -J	 i(t)dt is the recovery charge and the
0
JEDEC test requires that dif/dt - 25 x 10 6 amps/second wh le trr is
specified to be 200 x 10-9 seconds. See Figure 11.
M 
50
(1F)
(amps
0
-5
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Figure 11	 Reverse recovery time
All
;o
fRR
(4) QR	
0	
(dIF/dt)t dt - ^trr)2(dlF/dt
2
- 5 x 10-7 coulombs
by (3)	 T • (7QR/dIF/dt) } - 2 x 10 -7 seconds
is the required carrier lifetime.
It has been shown that high-energy radiation of silicon de.ices
displaces silicon atoms from their normal lattice positions forming
vacancies and interstitial defects. These defects act as recombination
centers for electrons and holes with an energy within the forbidden
range (gap) of silicon, which effect the lifetime of carriers in
silicon.
The effect of electron radiation on the recombination of carriers
is given by the following formula:
(5) R • Ro + KT0
where	 R - the post-irradiation recombination rate, sec-I
Ro - the pre-irradiation recombination rate, sec-1
KT - the carrier lifetime damage factor, cm2/sec
and	 0 - the radiation dose, electrons/cm2
Since the recombination rate is the inverse of the carrier lifetime,
(5) may be stated as
(6) 1/1 - 1/T o
 + Kt0
where	 T = post-irradiation lifetime
and	 To - initial lifetime
As the radiation d ose, 0, is increased, the initial lifetime, To,
becomes less important.
19
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The following are the advantages of the high-energy radiation
techni que in controlling the lifetime of silicon diodes: 1) irradiation
may be performed on dice alone. 2) there is approximately 80 less
reverse leakage at 1500C than for a gold diffused diode with the same
t rr and 3) radiation provides a spatially homogeneous distribution
of lifetimes throughout the diode. Radiation has proven to be the
most controllable process for lifetime reduction.
Two sets of sixteen dice. each from lot NASA-007 were sent out
for beta radiation. One set received 12 megarads and the other
16 megarads to provide data points from which to interpolate the correct
radiation dose.
	 (Tables 2 and 3)	 The results indicate that a
radiation dose of 14 megarads may be routinely used. This dose
produces devices with a high V F and low trr. Adjusting the time and
temperature of the rerlow furnace used during the assembly in the
DO-5 package allcros the correct V F to be achieved while retaining a
satisfactory t rr-
20
Device
Number
VF @ 50A	 VR 0 500uA	 trr
Volts	 Volts	 Nanoseconds
168 1.35 1300 750
169 1.33 1270 200
170 1.32 1120 250
171 1.24 1000 250
172 1.27 1260 225
Table 2 Forward voltage drop, blocking	 voltage
and reverse recovery time of	 lot	 NASA-017
devices radiated with 12	 megarads	 g	 radiation.
(After packaging)
21
If/	 IJI	 ILYV	 1/^
178
	 1.25	 1100	 200
Table 3	 Forward voltage drop, blocking voltage
and reverse recovery time of lot NASA-007
devices radiated with 16 megarads $ radiation.
(After packaging)
22
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3.4 Forward Voltage Drop
The voltage drop across the diode in the forward mode
consists of five components: N + -N Junction, Vo, P + -Ni junction,
V 1 , and the three regions (N + , N i, P+ ) VN, V i , V p.	 See Figure 12.
nP
(7)	 VF -Vo+V1 + VN +V i +Vp
23
N^	 Intrinsic
Np	 N	 P10	 o
VN	 VI	 VP
regions
carrier
concentrations
potentials
1
d	 w	 g ^^ region widths
Figure 12
	 Forward voltage drop
The following analysis is similar to the one fount; in Reference (4).
The symbols are defined as follows:
d - the width of the N+
 region - 25 microns
q - the width of the P+
 region - 137 microns
w - the width of the intrinsic reqion - 90 microns
q - the electron charge - 1.6 x 10
-19 coulombs
D - the diffusion coefficient for holes and electrons
at high carrier concentration, assumed equal =
6.5/cmllsec
J = the forward current density - 125 amps/cm2 P 50 amps
Nio = the intrinsic carrier density - 1.5 x 10 14 atoms/cc
No - the thermal equilibrium carrier concentration
of the N+ region = 6.5 x 10 19 atoms/cc
24
Po
 - the thermal equilibrium carrier concentration
of the P+ region - 1.44 x 10 19 atoms/cc
0 - q/kT - 38.6 volts -1
T - the carrier lifetime - 2 x 10'7 seconds
the mobility of eicctrons and holes, assumed equal
- 250/cm2 sec volt
At the N+
 -N; region, the voltage drop is given by
	
(8)	 Vo - 1 In (JdNo+/2Nt, oq D)
ie
	where (9)	 Jp - the hole current - g ONoyo/ d - J/2
and	 (10)	 w0 = Nio2e2AVo	 Is the concentration imbalance
N82
coefficient for this region.
At the N i -P + junction, the voltage is given by
	
(11)	 V1 =	 1 In (JgP+/2gDNio2)
e
	where (12)	 in = the electron current - gDP+4?/g	 J/2
and	 ( 1 3)	 y^ = Ni()4 e28V1 	 is the concentration imbalance
P+2N+20 0
coefficient for the junction.
Vo and V 1 from (1) and (4) may be summed to give the total drop
across the 2 regions, Vj:
(14) Vj - Vo + V 1 - 1 In (J (gdP+N+)"/2gDNio2)
8
In our case the voltage across both junctions, Vj - 0.542 volts.
The current through the N+ region is
(15) J - 2gtM(x)E(x)
25
Integrating the electric field, E(x) yields VN
(16) VN	 d E(x)dx	 J dx - 3.2 x 10 -5 volts.
0
2QuNo
Similarly, the voltage drop through the P+ region is
9
(17) VP 
I	
-7.01 x 10-3
 volts.
2quPo
The voltage drop through the intrinsic region is again
the integral of the electric field, which is a function of the carrier
concentration, which varies through the region.
(l8)	 Vi - J
	 Ir'dx
2q u JO N x
There are 2 functions giving the concentration for each of the
	
two sides of the intrinsic region, 	 See Figure 13.
N+ I
o	 +-t^/t	 P+
Ni-Noe-t1/-t N2-P^e
N(x)	 region 1	 (	 region 2
--^q x
A-w/2 	
'a
Figure 13	 Intrinsic region
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At point A, the concentrations given by the two functions
are equal and so point A is the transition between the 2 functions.
In region 1,
(19) Nl(t) - N+0 	is the concentration of
carriers on the N+ side of the intrinsic
region as a function of the carrier's
time in the region, t i , and the carrier
lifetime,T.
in region 2,
(20) N2(x) - Po e- t 2/T is the concentration of
carriers on the P + side of the intrinsic
region as a function of the carrier's
time in the region, t 2 , and the carrier
lifetime, T.
which represent exponential decay of carriers from both sides.
The concentrations of holes and electrons are assumed equal in
the intrinsic region.	 The time in the region, t, is given by the
distance traveled, x, divided by the average velocity of the carriers,
v, t i - xl/v.	 The average velocity is the current divided by the
concentration and carrier charge, v - J/gN i (x).	 Therefore, in region
I, ti - gx 1 N l (x)/J and by the same reasoning in region 2, t 2 = gx2N2()') /.l.
x, is the distance fror- the N + boundary and so is just x, x 2 is the
distance from the P+ boundary given Dy (w-x). We have ti - gxNl(x)/J
and t 2 - q(w-x)N2(x)/J.
27
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These give
	(21)	 N1(x) - N+ exp(-gxNl(x) /Jt)
and	 (22)	 N2(x) = P+
 exp(-q(w-x)N2(x) /JT)
These may be approximated by
	
(23)	 N1(x) - No/(i+gNox/JT)
and	 (24)	 N2 (x)a Po/(1- gPo(x-w)/Jt)
which, when placed in (18) and integrated, yield
for x < A
foe x - A
J	 dx = J	 dx
(25)	 Vi	
+2quN(x)	 Zqu	 NI (x)
	 fAw;t(xC0	 o 
J	 w	 +	
w + _ g_	 1 + N0.
2P0	1N0 4J T 	 F02qu 
since A	 2 to within a percent
therefore V i = 0.836 volts and
V F = 0.518 + 0.00006 + .00152 + 0.836 = 1.355 volts
at I F = 50 amps
This voltage is less than that measured across the assembled
device at 50 amps which is typically 1.5 volts.	 The discrepancy
may be accounted for by several factors. The ohmic_ contacts between
the chip and the stud, the top contact and chip and the top contact
and cap crimp may add 200-300 mv, while the lifetime reducing radiation
tends to increase intrinsic resistivity 20-50 due to lattice damage.
This increase is in addition to that caused by shortening the
carrier lifetime, T.
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3.5 Trade-offs
The major electrical characteristics (forward voltage drop,
blocking voltage and reverse recovery time) of this device are Inter-
dependent. Both the forward voltage drop and the blocking voltage
are functions of the intrinsic layer thickness. The peak reverse
voltage required determines this thickness and so its contribution
to the forward voltage. A lower blocking voltage will give a device
a lower forward voltage as seen from Table 1.
A critical trade-off exists between the forward voltage drop
and the reverse recovery time. They are inversely coupled; as
reverse recovery time decreases, forward voltage increases. The
radiation that reduces lifetime disrupts the crystal lattice and
so raises the forward voltage. Time spent at temperatures above the
annealing temperature of silicon reverses this damage, thereby
raising t rr and lowering V F . This trade-off was advantageous as
devices initially too fast and with a VF too large were reannealed
to bring both parameters to acceptable levels.
A third trade-off exists between blocking voltage and trr
since t rr is a function of QR, the charge stored in the devi(-^ after
the forward current ceases. The thick intrinsic layer of high voltage
devices holds much of this charge and therefore a lower voltage device
with a thinner intrinsic layer will be faster than a higher voltage
device, all else being the same.
. .
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4. WAFER PROCELSING
4.1 Diffusion and Lap t Polish
The P+!N-/N+
 device profile Is formed on 35-40 ohm em n-type
neutron doped silicon material.
Using spin-on liquid boron source, P+
 layers are diffused
simultaneously on both sides of the wafer. To achie,,e the required
5.4 mil Junction depth, drive-in diffusion is performed at 125000
for 264 hours.
The P+
 layer is removed from one side of the wafer by mechanical
lapping, followed by chemical polishing to provide adequate surface
finish for subsequent moat and cathode geometry formations. The
Intrinsic material thickness target is 4.5 mils, resulting in 9.9 mils
thick wafers after lap and polish.
The N+
 cathode layer is diffused using POC13 source during one
hour deposition at 11300C, followed by drive-in diffusion targeted for
1 mil N+
 depth on ;.5 mil thick intrinsic N -
 region. See Figure 14.
4.2 Positive Bevel Moat
By standard photoresist and mask!ng techniques the moat
geometry (Dgw. No. 100003-11, mask No. 2) is defined on the cathode
side of the wafer. Silicon dioxide is removed from that area and
approximately 5 mil deep .moat is etched to form the positive
30
tbevel junction. Figures 6 and 14.
4.3 Glass Passivation
Nigh temperature glass, suspended in a binder, is deposited in
the freshly etched and cleaned moat.	 In a two step furnace
processing the binder is h,urned off and the glass is fired at
and fused to the walls of the moat. To assure complete and continous
glass passivation of the high voltage junction, the glass deposition
and firing process is performed twice.
4.4 Metallization
A metallization process that is compatible with glass passivated
junctions and provides ,olderable contacts to cathode and anode has
been developed. These contacts have series voltage drops comparable
to the standard aluminum ,)nd gold contact systems.
The r,ew me'a l lizition is a tri-metal system, consisting of
aluminum, titanium ,vnd nickel.	 The metals are evaporated in a high
vacuum equipment. 	 Aluminum is deposited first. 	 A thin layer of
titanium is flashed on the aluminum to act as a binder between the
aluminum and nickel. A l ayer of nickel provides the solderable
contact. The cathode contact areas are defined by standard photoresist
and masking (Dwg. No. 100003-11, mask No. 3) techniques and selective
e!ching. On the anode side of the wafer a continous metallization
of the same system is deposited.
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The contacts are sintered in a nonoxiditing ambient to establish
low resistance ohmic contacts between the aluminum and silicon surfaces.
4.5 Wafer Test and Dicing
To complete the wafer processing, 100. wafer probing is perfermed
to test for minimum acceptable blocking voltage.
The we,fers are diamond saw cut into the hexaqonal geometry dice,
sorted for electrical and mechanical acceptance and delivered for
assembly.
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PROCESS SEQUENCE OUTLINE
M,
1. STARTING MATERIAL WAFER NEUTRON
DOPED N-TYKE SILICON
2. BORON DEPOSITION AND DRIVE IN
DIFFUSION
3. SINGLE SIDE LAP & POLISH
OXIUATION (ONE SIDE)
4. PHOSPHORUS DEPOSITION AND
DRIVE-IN DIFFUSION
5. PHOTORESIST MASK, OXIDE AND
MOAT 'FORMATION ETCH
5. HARD GLASS PASSIVATION
IN THE MOAT
?. CONTACT PHOTORESIST AND
OXIDE ETCH
^,	 I
p x i r/e pt
vii ^lG	
^ t
C^ Iri s
^- .E-- P/R
9. ANODE AND CATHODE FOUR
LAYER METALLIZATION
— 3layer mc^rvl^
FIGURE 14
,
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5. ENCAPSULATION
5.1 Package
The dmvice Is encapsulated in JEDEC standard DO-5 assembi.y,
utilising soft solder reflow process and hemeticaily sealed by
resistance welded cap. The diode is assembled in the reverse
polarity, I.e., DO-5 stud is the anode and the cap terminal is the
cathode.
The specifications of the assembly componets are entailed in
the following drawings:
DO-5 stud - Impex, !404
DO-5 cap - 50-0016
Moly tab, cathode - 50-0003-4
Moly tab, anode - 50-0003-3
Internal lead - 50-0011
Solder preform, cathode - 5Q-0004-7
Solder preform, anode - 50-0004-6
5.2 Assembly
In one-pass solder reflow process the die is mounted on the
nickel plated stud platform and the internal lead attached. For
improved coefficient of expansion matching between the silicon
material and copper electrodes, molybdenum back-up plates are
34
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utilized.	 Indalloy preforms from indium Corporation of America
form the metallurgical bond between the nickel plated assembly
componets. Figure 15.
The reflow process assembly is performed in a BTU belt furnace.
The graphite assembly fixture (Dwg. 50-0010), that serves as the
parts carrier through the furnace, is designed for an "upside-down"
positioning of components where the DO -5 stud serves also as the
weight during the reflow process. After the assembly furnace pass,
the glass passivated moat region of the die is coated with Dow Corning
high voltage junction coating No. 643. Prior to capping, Dow Corning
RTV 3140 is applied for additional insulation and protection against
possible weld arcing during capping.
The assembly is completed into a hermetically sealed unit by
resistance welding the cap to the DJ -5 stud. This operation is
performed in dry nitrogen ambient, achieving inert conditions inside
the e:-capsulation cavity.	 Gross leak test is performed for 100 of
the devices. The cathode terminal extending through the glass to metal
seal of the cap is tin plated for good solderability.
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5.3 Polarity Trade-off
The initial proposal specified a normal polarity assembly,
i.e., cathode mounted on the DO-5 stud and the cap terminal serving
as the anode contact. (Figures i6 6 17) A large number of the assembled
1000-1400 volt units exhibited corona effect between the positive
bevel moat region and the moly cathode back-up plate. The use of
Dow Corning high voltage semiconductor Junction coating No. 643 had
only limited success because of the narrow access spacing between
the surfaces to be isolated.
This problem could not be reliably eliminated without a major
change in the DO-5 stud design; therefore, it was agreed that the
contract be completed on time with the diode assembled in the reverse
polarity, as shown in Figure 15 and described in the assembly process.
The DO-5 stud base that is proposed for the normal polarity
assembly to be investigated, is available from the Nipert Company as
P/N 068-8903 -05. The pedestal of the cold formed copper stud with
the brazed molybdenum back-up plate provides 0.060 inch clearance
between the main body of the stud and the :,urface area of the silicon
die extending over the pedestal. This clearance provides sufficient
space for applying high voltage dielectric coating to the exposed
surfaces of the silicon die and the cathode stud, thereby eliminating
arcing. Figure 18.
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5.4 High Voltage Cap
New DO-5 cap designed to comply with Underwiter's Laboratories
specifications for high voltaae devices has been designed (Dwg. No.
50-0017) and fabrication funded by Power Transistor Company. The
standard DO-5 glass-to-metal seal is replaced by ceramic-to-metal
assembly. This design provides insulation between the anode and the
cathode of 0.625 inch minimum surface length in any direction.
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5.5 Thermal Ratings
Junction temperature is determined by the total power dissipation
In the device PT, the ambient or case temperature TC , and the thermal
resistance OJC from }unction to case.
	
(26)
	
TJ - TC + OJC PT
The basic equation for the conduction of thermal energy is
	
(27)	 Q ' KL AT - KL (TI-Tl)
where
	
Q - heat flow/unit of time
K - thermal conductivity constant, W%cm, OC
A - area of thermal path, cm2
L - length of thermal path, cm
T I - temperature of heat source, oC
T2 - temperature of heat sink, 0 
	rewritten	 (27)
	
(28)	 Q - T I -T2 = TI-T2
L/KA	 0
and
0 - L
	
(29)
	
KA
The thermal spreading is taken into consideration by applying the
following equation for circular geometry:
Ocircle -
	
(30)	 K--(r2 + rL)
where
	 r - radius of the circle
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The equivalent diagram in Figure 19 shows the thermal conductive path
considered and the calculated theoretical values of each thermal
resistance element.
T I
 - heat source
osi die - 0.0 ?9 oC/W
Osolder - 0.016 oC/W
)molt' - 0.031 oC/W
nsolder - 0.016 oC/W
OCu stud - 0.230 oC/W
T2 - heat sink
Figure 19	 Thermal resistance, equivalent diagram
The resulting junction to case thermal resistance, OJC is 0.33 oC/W
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e. TEST
6.1 Test Plan
1. Expose all diodes to 1000A non-repetitive peak surge
current
2. Screen on Mastech 216 automatic tester for
a) I R • 100 uA MAX, p 1000v
b) VF * 1.51v MAX. 0 50A
3. Serialize and trademark
1	 4. ►lead and record reverse recovery time at T c
 - 10000
5• Read and record forward voltage at I F w 50A
j	 6. Read and record DC blocking voltage at T c W 250C and
Tc a 15A
I	 7. Read and record maximum reverse current at rated VRRM
and T c a 250C and Tc 0 150oC
i	 8. Select deliverable diodes that meet the "specifications"
9. Select samples and generate characteristic curves for
a) capacitance versus reverse voltage
b) forward voltage versus forward current
c) reverse current versus reverse voltage as a 	
i
function of temperature
The required specification read and record data of the deliverable
f
diodes is tabulated in Table 4. The test equipment and procedures
r
of the tests are discussed in the following paragraphs.
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0.2 Non-Repetltive Peak Surge Current. IiSM
As a potentially destructive test IFSM has been performed to
screen all devices prior to serializing and performing any other
tests. All devices were exposed to 1100A half-cycle surge to insure
compliance with the 1000A requirement.
The major components of the peak surge test equipment are:
high current variac, SCR and SCR pulse firing circuit, transformer
with a high current secondary, current sensing resistor, and
oscilloscope, connected as shown in Figure 20.
W•
^c ^A/ I VARiAC I	 l s c TRANS-
,CVRMtR
DE VI C
TE5T
G/X T URE
PUGSAF
	 RE51STOR
CkT.
05r.
Figure 20
Test Circuit Block Diagram
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The device under test Is clamp-held In a safety test fixture,
Figure 21, while a high current pulse, triggered by the .00R firing
circuit, is applied. The amplitude of the current pulse Is determined
by observing the voltage pulse across tha non-Inductive one milliohm
rrsistor in series with the diode, as displayed on the oscilloscope.
Figure 22. The variac is adjusted for the required pulse amplitude.
Following the high current surge test, a survivor screening test
was performed using Mastech 216 automatic tester. At room temperature
the diodes were tested for
I R - 100 WA MAX 0 1000 volts
and	 VF - 1.51v MAX @ 50A
Units that passed the series of tests ;sere serialized for the sub-
sequent read and record tests.
6.3 Reverse Recovery Time, trr
The reverse recovery test was performed in a JEOEC type test
circuit.
The currerit through the diode is reduced at a rate of 25A/sec.
When the sign of the current through the diode changes, zero reference
line is established. The measurement of the reverse recovery timr:
is made from that point (to) to its maximum negative value (tl) and
to the approximate point where the reverse current has returned to
10* of its maximum value, I RM (REC.). See Figure 23.
The diodes were stabilized at 100 0C in an oven. Using the
reverse recovery test circuit, set at IF M
 - 50A and dl/dt - 25A/usec.
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the trr was read on Tekt
each unit.
The trr test utilizes Tektronix CT5 high current transformer
with P6021 current probe. During the performance and the evaluation
of the test it was determined that the response limitations of the
probe resulted in some loss of accuracy in the oscilloscope reading.
Due to some saturation at 50A and even lower current levels the
zero reference line is shifted slightly from the initial setting,
causing an error in the reading. The upper limit of the probe
frequency response rating (20MH Z ), reduces the accuracy of the time
measurement during the very fast recovery from t  to t 2 , Figure 23.
At 20 MH Z the period is 50ns, and the accuracy of reading the time
during that segment of recovery is limited to about 100ns. Figure 24.
To eliminate the inaccuracy of this test, new test equipment is
being designed to read the current in terms of a voltage directly
across a non-inductive resistor in series with the diode under test.
To indicate the true performance of the device, two data points
have been logged:
tl - the time from the sign change of the recovery current at
to to its maximum negative value,
t2 - the time from to to the approximate point where the
reverse recovery current has returned to 10% of its
maximum value. See Figures 23 and 24.
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Figure 23 - Reverse recovery waveform
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Figure 24 Typical Trr waveforms
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6.4 Forward Voltage, VFM
The Mastech 216, using the digital readout option, was employed
to read and record the forward voltage drop at I F - 50A. A typical
VFM characteristic trace is shown In Figure 25, as displayed on the
Tektronix 576 curve tracer.
6.5 DC Blocking Voltage, VR
The blocking voltage at 250C , 5G'„ uA and at 1500C, 5 mA was
read on Tektronix 576 curve tracer.
6.6 Reverse Current, IR
Utilizing Tektronix 576 curve tracer in the Leakage Mode, the
reverse leakage current was recorded for VR - 100 volts at T c = 250C
and for V R - 800 volts and 1000 volts at T ` - 1500C.
All high temperature characteristics were read and recorded with
the devices heated in an oven and stablized at the required elevated
temperature.
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Figure 25
Forward Voltage, VFM
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7.	 EIECTRICAI PERFORMANCE
I.; Characteristic Curves
Five devices, numbers 031, 038, 039, 046 and 060 were
chosen as typical of the lot and three characteristic curves
were generated for each device; forward voltage drop versus
forward current (Figures 26-30), reverse ! eakage current versus
reverse voltage at six temperatures (Figures 31-35).ave rage
leakage current versus temperature of the five unit; (Figure 36 ,
and capacitance versus reverse voltaqe (Figures 37-41).
VF versus I F was plotted from 100 mA to IOOA using the
Mastech. VF for I F of 100, 200, 300 and 500 amps was found
by adjusting the surge current tester to de l iver a peak current of
the correct value and then displayinq the voltage across the
device on an oscilloscope.
	
The vc• Itage at IOCA was higher when
measured with the surge• tester than when measured by the Mastech.
This implieti that the higher current level voltages are offset.
	
The
affect was determined to be caused by ohmic drops through the sense
wires of the surge test fixture.
	
The-efore, the high current data
points have been normalized based on the offset at IOOA. Curves
have beer, drawn through both the normalized and the measured points.
The actual curves lies between these curves.
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The leakage current versus reverse voltage curves were generated
by heating the diodes in an oven, stabilizing and then measuring the
leakage at 200, 400, 600, 800 and 1000 volts on a 576 curve tracer.
The curves that result are straight lines on a semi-log graph whose
slopes are Independent of temperature. By plotting the average
leakage current of the devices at 800 volts against temperature on
a semi-log graph, a straight line results which indicates the leakage
increases exponentially with temperature (Figure 11).
Capacitance wa y, plotted against reverse voltage by using a
Boonton model 7280 capacitance meter and a Hyland high voltage power
supply. The resulting curve is a straight line on logarithmic graph
paper. The capacitance plot was teriminated at 600 volts due_ to the
maximum limitations of the test equipment.
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8. CONCLUSION
This contract was of particular Interest to Power Transistor
Company because of the requirement for a high voltage, high current,
fast switching diode for use in AC and DC motor drives. PTC supplies	 twi
the bulk of their power semiconductor devices for energ y
 saving AC
motor drives. fabricated in-house for sale on the open market.
The bulk of these motor drives are designed to operate off
240 volt lines in industrial applications. 	 Devices with 600 volt
rating,, are sufficient for 240 volt operation. However, the majority
of the industrial applications requires power semi( ,nductor devices
with voltage ratings of 1200 volts.
At the present time, AC motor 5 -15 hp drivel operating off
480 volt lines utilize 1200 volt transistor~ or 1200 GTO's in either
application a fast Switching 1200 volt flyback diode is needed in the
inverter circuit to protect the output transistor or GTO from secondary
breakdown durinq circuit faults in the system.
This contract g ave PTC the oprortunity to develop d diode
which .could 1) have imrwdiate application in the commercial market
and 2) fill a definite market need in high voltage AC motor controllers.
74
r: ^7,
Currently, there are no diodes commercially available to meet this
application. Power Transistor Company is planning to market such a
diode upon completion of this contact, in a modified DO-5 package
L^ .
with the following specificatir•.is:
Peak Inverse voltage
Forward voltage @ 50 amperes
Reverse recovery time
Surge rating
- 1200 volts minimum
- 1.5 volts maximum
- 400 nanoseconds maximum
- 600 amperes minirmi-
PTC has designated the 1200 volt diode as the PTC 900 caries
diode. This diode has been designed into PT1 Controls prototype
15 horsepower AC drive systems operating off 480 volt lines.
In the future, higher current ratings of this diode should
be pursues!, not only for the space application, but for the commercial
markets as well. There is a definite need for a 150 ampere diode with
the same voltage and s^.itch time ratings as the 50 ampere diode in
high horsepower AC and DC drive syster's.
We envision such d device ,o be the same structure as the
50 ampere device:, positive bevel and glass passivaticn. 	 Since it will
be a la -r area., the device would be encapsulated in a DO-9 package
outline.
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